


**DESCRIPTION**


STN8205A is the dual N-Channel enhancement mode power field effect transistor which is produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application, such as notebook computer power management and other battery powered circuits, where high-side switching is required.

**PIN CONFIGURATION**  
**TSSOP-8**


**Y: Year Code**  
**A: Date Code**  
**B: Process Code**

**FEATURE**

- 20V/5.0A,  $R_{DS(ON)} = 21\text{m-ohm}$  (Typ.) @ $V_{GS} = 4.5\text{V}$
- 20V/3.0A,  $R_{DS(ON)} = 27\text{m-ohm}$  @ $V_{GS} = 2.5\text{V}$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional low on-resistance and maximum DC current capability
- TSSOP-8 package design



**STN8205A**

Dual N Channel Enhancement Mode MOSFET

**5.0A****ABSOLUTE MAXIMUM RATINGS** (Ta = 25°C unless otherwise noted )

Parameter	Symbol	Typical	Unit
Drain-Source Voltage	V <sub>DSS</sub>	20	V
Gate-Source Voltage	V <sub>GSS</sub>	+/-20	V
Continuous Drain Current (T <sub>J</sub> =150°C)	I <sub>D</sub>	T <sub>A</sub> =25°C	5.0
		T <sub>A</sub> =70°C	3.4
Pulsed Drain Current	I <sub>DM</sub>	30	A
Continuous Source Current (Diode Conduction)	I <sub>S</sub>	2	A
Power Dissipation	P <sub>D</sub>	T <sub>A</sub> =25°C	2.0
		T <sub>A</sub> =70°C	1.2
Operation Junction Temperature	T <sub>J</sub>	-40/140	°C
Storage Temperature Range	T <sub>STG</sub>	-55/150	°C
Thermal Resistance-Junction to Ambient	R <sub>θJA</sub>	105	°C/W

STANSON TECHNOLOGY  
120 Bentley Square, Mountain View, Ca 94040 USA  
<http://www.stansontech.com>



# STN8205A







Dual N Channel Enhancement Mode MOSFET

5.0A





## ELECTRICAL CHARACTERISTICS ( Ta = 25°C unless otherwise noted )

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Static</b>						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS}=0V, I_D=250\mu A$	20			V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	0.6		1.2	V
Gate Leakage Current	$I_{GSS}$	$V_{DS}=0V, V_{GS}=+/-20V$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=20V, V_{GS}=0V$			1	uA
		$V_{DS}=20V, V_{GS}=0V$ $T_J=85^\circ C$			5	
Drain-source On-Resistance	$R_{DS(on)}$	$V_{GS}=4.5V, I_D=5.0A$		0.021	0.27	$\Omega$
		$V_{GS}=2.5V, I_D=3.0A$		0.024	0.030	
Forward Transconductance	$g_{fs}$	$V_{DS}=5V, I_D=3.6A$		10		S
Diode Forward Voltage	$V_{SD}$	$I_S=1.0A, V_{GS}=0V$		0.8	1.0	V
<b>Dynamic</b>						
Total Gate Charge	$Q_g$	$V_{DS}=10V, V_{GS}=4.5V, V_{DS}=4A$		10.5		nC
Gate-Source Charge	$Q_{gs}$			2.5		
Gate-Drain Charge	$Q_{gd}$			2.1		
Input Capacitance	$C_{iss}$	$V_{DS}=8V, V_{GS}=0V$ $f=1MHz$		805		pF
Output Capacitance	$C_{oss}$			155		
Reverse Transfer Capacitance	$C_{rss}$			122		
Turn-On Time	$T_{d(on)}$	$V_{DD}=10V, R_L=10\Omega,$ $I_D=1.0A, V_{GEN}=4.5V,$ $R_G=10\Omega$		14		nS
	$t_r$			6		
Turn-Off Time	$T_{d(off)}$			45		
	$t_f$			20		


**TYPICAL CHARACTERISTICS**



**TYPICAL CHARACTERISTICS**



**TYPICAL CHARACTERISTICS**



**TSSOP-8 PACKAGE OUTLINE**

